The presence of interface states at the MOS interface is a well-known cause of device degradation. This is particularly true for ultrascaled FinFET geometries where the presence of a few traps can strongly influence the device behavior. Typical methods for interface trap density (D it ) measurements are not performed on ultimate devices but on custom-designed structures. We present the first set of methods that allow direct estimation of D it in state-of-the-art FinFETs, addressing a critical industry need.
Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs trap electrons and enhance screening, therefore reducing the action of the gate on the channel, and as a final result, a decrease in the absolute value of S in the experimental data is observed. Here, we show that, by using simple mathematical manipulations and the difference between experimental and simulated values of S and of the capacitive coupling α = dE b /dV g [5] , it is possible to infer the interface trap density (D it ).
Typical D it frequency-or time-dependent measurements cannot be performed on ultimate devices but only on customdesigned structures [7] . Such custom structures may only be partially reflective of the possible surface-orientation-and geometry-dependent D it . A new approach to the trap density metrology is of critical importance as CMOS scaling leads device dimensions into the nanometer regime. At these scales, quantities such as D it can vary rapidly with device geometry, rendering old techniques inadequate as they cannot be applied directly in these ultrascaled devices. Here, we provide a simple set of methods for the direct estimation of D it in ultimate devices. The comparison between the values of D it obtained with our two methods and between our results and the results obtained using a method implemented in the past [7] shows a similar trend.
II. DEVICE AND EXPERIMENTAL DETAILS
The undoped n-FinFETs used in this letter (A-F, see Table I ) consist of nanowire channels etched on a Si intrinsic film with a wraparound gate covering the three faces of the channels (see Fig. 1 ) [2] . A HfSiO layer isolates a TiN layer from the intrinsic Si channel [2] . Devices with the same channel length (L = 40 nm), different channel heights (H = 40 and 65 nm), 0741-3106/$26.00 © 2011 IEEE [6] and and B and C without) have been studied. Differential conductance (G = ∂I SD /∂V SD ) data are taken at V SD = 0 V using a lock-in technique. The complete experimental procedure to extract S and E b is outlined in [5] .
III. MODELING APPROACH
To obtain the self-consistent charge and potential in Si n-FinFETs, the electronic structure is calculated using an atomistic ten-band sp 3 d 5 s * semi-empirical tight binding [8] , which captures the geometrical and potential confinement, takes into account the atomic positions and crystal orientation in the device [8] , [9] , and is coupled self-consistently to a 2-D Poisson solver [9] , [10] . The thermionic current in the FinFETs is obtained using a ballistic top-of-the-barrier model [9] , [10] . Due to the extensively large cross section of the devices that combines up to 44 192 atoms (for FinFETs with H = 65 nm and W = 25 nm) in the simulation domain, a new NEMO 3-D code has been integrated in the top of the barrier analysis [11] . Using a thermionic fitting procedure [5] , E b , α, and S can be extracted using the experimental and theoretical conductances (G) in the thermionic emission regime for a 3-D system [12] as
, T is the temperature, k B is the Boltzmann constant, and e is the electronic charge. This will hold only when the cross-section size of the FinFET is large enough (i.e., W, H > 20 nm) to be considered a 3-D bulk system. In this letter, S is extracted for FinFETs with W (H) ≈ 25 nm (65 nm). When the 3-D approximation is not true anymore (i.e., W or H 20 nm), only E b and α can be correctly extrapolated [5] .
IV. RESULTS AND DISCUSSION
Two techniques to extract D it in n-FinFETs are presented.
A. Method I
The active cross section in the undoped n-FinFETs is extracted from the temperature-based conductance measurement using (1) as outlined in [5] . Theoretically, S is extracted for two The lines show the average D it value (D it,avg ). Interface trap density is assumed to be constant for the top and the sidewalls of the FinFET which may not be always true [7] . n-FinFETs with W/H = 25 nm/65 nm (A, previously studied in [5] , and B), and the comparison of the simulated value of S with experimental data is shown in Fig. 2(a) . The simulations overestimate the value of S due to the electrostatic screening of the channel from the gate due to the density of interface trap charges (σ it ) present in these FinFETs [5] , [7] . Based on the difference in the simulated S sim and the experimental S expt values, a method to extract D it in the FinFET devices is outlined. The method is based on the fact that the total charge in the channel at a given V g must be the same in the experiments and in the simulations. We therefore assume that the difference between the simulated charge density (ρ sim ) and the trap charge density (ρ it ) is equal to the experimental charge density (ρ expt ) [12] . This leads to the following equation:
where P is the perimeter of the channel under the gate (P = W + 2H). The extracted D it (≈ σ it ) with V g (for W/H = 25 nm/65 nm), based on (2), is shown in Fig. 2(b) . The D it value is almost constant with V g , showing that all the traps are filled (and therefore justifying the assumption D it ≈ σ it ). The average value of the interface trap density D it,avg is obtained as 5.56 × 10 11 cm −2 for device A and 1.06 × 10 12 cm −2 for device B [see Fig. 2(b) ]. The values for D it,avg compare quite well with the experimental D it values for two different L ch devices from [7] (see Table II ). The validity of these results (and of the choice of associating these results to interface traps rather than oxide charges or bulk traps) is further supported by the value of the D it obtained in FinFETs with different surface treatments. As expected [6] , [13] , the presence of the hydrogen anneal step during the fabrication (i.e., as for device A) greatly improved the device characteristics and reduce the interface trap density.
B. Method II
By assuming that the surface potential (Ψ s ) and the E b respond equally to V g [12] , a second extraction approach for D it [12] result in an integrated trap charge density
with C ox = 0.0173 F/m 2 (C ox is assumed to be the same for all the devices since the oxide thickness is the same in all the devices). This method depends on the valid range of the V g used for integration in (3) . The limits are set from the V g point where α sim ≈ 1 until the threshold voltage (V T ) of the FinFET (see Fig. 3 ), after the flat-band shift (ΔV FB ) of the simulated curve. All values of the extracted D it ≈ σ it from method II are shown in Table II . In the calculations, few assumptions were made: 1) The extra charge contribution is assumed to come completely from the interface trap charges (σ it ), and any contribution from the bulk trap states has been neglected, and 2) this method of extraction works best for undoped channels since any filling of impurity states is neglected in the calculations.
V. CONCLUSION
A new D it determination methodology for state-of-the-art n-FinFETs has been presented. Two complementary approaches provide the following: 1) the gate bias (V g ) dependence of D it (method I) and 2) the total D it (method II). The following trends are observed: 1) The hydrogen annealing step in the fabrication process substantially reduces D it which is in good agreement with [6] ; 2) the scaling of the W of the devices [i.e., from A to C or from D (E) to F] increases the density of interface states; 3) the change in the orientation of the channel (and, therefore, the sidewall surface where the interface traps are formed) from 100 (device A or C) to 110 [device D (E) or F] remarkably increases the density of interface states; and 4) by comparison of the value of D it obtained for device B in the two approaches (see Figs. 2 and 3 ) and the value of D it obtained for two identical devices (D and E) using the same approach (method II), compatibility and reproducibility of the methods are demonstrated. The reported trends are similar to those suggested in the literature [6] , [13] .
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